UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 46884: MIG v3.61 DDR2 - GUI doesn't allow selecting 72 bit data while interfacing with PPC440

AR# 46884

MIG v3.61 DDR2 - GUI doesn't allow selecting 72 bit data while interfacing with PPC440

描述

(UG086) (v3.6) September 21, 2010 DDR2 PPC440 supported features states that allowable data widths are 16, 32, 64 and 72.

The PPC440 option is enabled in the Memory selection page of the MIG GUI, and is selected as the memory type in the controller page components.

However the Data Width pull down does not show 72 bit as available.

解决方案

When the PPC440 option in the MIG tool is selected it limits the supported memory interface data widths to 16, 32 64 bit, and 72-bit with ECC.

When PPC440 is selected, it limits RDIMMs only for 72-bit data widths and components, UDIMM and SODIMM can be used for the other non-ECC data widths. 

This is a limitation when selecting PPC440 rather than a limitation in the MIG GUI.

As a result, when you deselect PPC440 the 72 bit option becomes available.

Revision History:
01/21/2015 - Initial Release
AR# 46884
日期 01/23/2015
状态 Active
Type 综合文章
器件
  • Virtex-5
IP
  • MIG
的页面