UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 46905: LogiCORE IP Serial RapidIO Gen2 v1.3 - treq_tvalid toggles continuously when treq_tready is de-asserted in the middle of data transfer

AR# 46905

LogiCORE IP Serial RapidIO Gen2 v1.3 - treq_tvalid toggles continuously when treq_tready is de-asserted in the middle of data transfer

描述

When treq_tready is de-asserted by the user in the middle of the data transfer, treq_valid from the LOG core toggles continuously.

解决方案

This is a known issue that is to be fixed in thenext release of the core. A patch is available to workaround this issue. Please download the patch from (Xilinx Answer 45708).

Revision History:
03/21/2012 - Initial Release

AR# 46905
日期 05/16/2012
状态 Active
Type 已知问题
IP
的页面