AR# 47025

MIG Virtex-6 DDR2/DDR3 - x4 RDIMMs have incorrect mapping

描述

MIG generates a linear address scheme for the dq-dqs mapping of x4 RDIMM's, whereas this is non-linear on the memory part.

解决方案

This discrepancy was discovered in MIG v3.9 resulting in incorrect x4 RDIMM pin allocation.

Starting with MIG v3.91, a notice was added to the MIG GUI to inform user that MIG does not allocate pins for x4 RDIMM as per the memory part datasheet when x4 RDIMM is selected.

There are currently no plans to fix this. Only x4 RDIMM's are affected.

To work around this issue, manually modify the RTL to properly target the module.

Table 1-92 was added to the Virtex-6 FPGA Memory Interface Solutions User Guide in order to explain the differences in dq-dqs mapping and this table can be used as x4 RDIMM pin map example.

本答复记录是否对您有帮助？

AR# 47025
日期	08/28/2014
状态	Active
Type	综合文章
器件	Virtex-6
Tools	ISE Design Suite
IP	MIG Virtex-6 and Spartan-6

的页面

AR# 47025

MIG Virtex-6 DDR2/DDR3 - x4 RDIMMs have incorrect mapping

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx