UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47209

LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Release Notes and Known Issues

描述

This answer record contains the Release Notes and Known Issues list for the CORE Generator software and LogiCORE IP Asynchronous Sample Rate Converter (ASRC) Core.

The following information is listed for each version of the core:

  • New Features
  • Bug Fixes
  • Known Issues

LogiCORE IP Asynchronous Sample Rate Converter (ASRC)Lounge:
http://www.xilinx.com/products/ipcenter/EF-DI-ASRC.htm

NOTE: Not recommended for new designs.  The core is removed from IP catalog as of 2014.3.

Users who need an Asynchronous Sample Rate Converter can request an unsupported copy of the source code for the Asynchronous Sample Rate Converter from the Asynchronous Sample Rate Converter lounge.

解决方案

General LogiCORE IP Asynchronous Sample Rate Converter (ASRC) Issues

  • (Xilinx Answer 50170) Why do I see variation or "glitches" on the output when my input is a DC value?
  • (Xilinx Answer 52645) Does clock jitter affect the ASRC results and can it cause THD glitches?
  • (Xilinx Answer 52889) Why do I see some "jitter" when the input and output are the same sample rate using the automatic mode, but not for manual mode? 

LogiCORE IP Asynchronous Sample Rate Converter (ASRC)v1.0

  • Initial Release in ISE Design Suite 14.1

Supported Devices

  • All 7 Series Devices (Added ISE 14.4 and Vivado 2012.4)
  • All Virtex-6 Devices
  • All Spartan-6 Devices

New Features

  • ISE 14.1 software support
  • Virtex-6 and Spartan-6 FPGA support
  • Fully asynchronous
  • Typical THD+N: -130 dB (Range: -125 dB to -139 dB)
  • Input and output audio word width of 24 bits.
  • Choice of automatic ratio detection or manual ratio control. Automatic ratio detection includes rate change tracking (varispeed).
  • Up-conversion, down-conversion, and 1:1 asynchronous conversion support
  • Sample clock jitter rejection. Retains full performance over AES3 jitter tolerance curve
  • Input rates ranging from 8 kHz to 192 kHz continuous
  • Output rates ranging from 8 kHz to 192 kHz continuous
  • Conversion ratio ranging from 1:7.5 (down) to 8:1 (up) continuous
  • Low deterministic latency
  • Lock status outputs provided for external muting

Bug Fixes

  • N/A

Known Issues

链接问答记录

子答复记录

AR# 47209
日期 10/09/2014
状态 Active
Type 版本说明
IP
  • Asynchronous Sample Rate Converter (ASRC)
的页面