UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47229

Zynq TRM - Download Sequence Used by FSBL to Program PL Missing Information

描述

What are the steps required to load a bitstream to the PL from the PS from bare-metal code?

解决方案

The PL configuration process is documented in the Zynq TRM in Chapter 6 under the sub-section "Device Configuration Interface".
AR# 47229
日期 11/26/2012
状态 Active
Type 综合文章
器件
  • Zynq-7000
Tools
  • EDK - 14.1
  • EDK - 14.2
  • EDK - 14.3
  • More
  • EDK - 14.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less
的页面