AR# 47350

MIG 7 Series DDR2/DDR3 - Synplicity fails to compile VHDL designs

描述

Version Found: v1.5
Version Resolved and other Known Issues: See(Xilinx Answer 45195).

Synplicity fails to compile the MIG 7 Series DDR2/DDR3 VHDL designs.

The following error message is received:

@E: CD629 :"./mig_7series_v1_5/user_design/rtl/phy/ddr_phy_top.vhd":625:5:625:6|Failed to evaluate generic ctl_bank

解决方案

This is an issue with the Synplify Pro VHDL compiler and is scheduled to be fixed in a future version of Synplify.

There is no workaround for Synplify, so XST must be used as a workaround if the VHDL design is required.

本答复记录是否对您有帮助？

AR# 47350
日期	08/26/2014
状态	Active
Type	已知问题
器件	Kintex-7 Artix-7 Virtex-7
IP	MIG 7 Series

的页面

AR# 47350

MIG 7 Series DDR2/DDR3 - Synplicity fails to compile VHDL designs

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx