AR# 47358


LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 and Virtex-6 Embedded Tri-Mode Ethernet MAC Wrapper v2.3 - Core will not auto-negotiate; TX data is corrupted


In certain cases, the link between a core configured for SGMII and the PHY has failures. 

Due to some link integrity issues, auto-negotiation will not complete. 

If auto-negotiation is turned off, the link comes up but TX data appears corrupted on the link partner RX side.

This issue applies to:

  • 1000BASE-X PCS/PMA v11.3 and earlier
  • Virtex-6 FPGA Embedded TEMAC Wrapper v2.3 and earlier
  • XPS LL TEMAC v2.03a and earlier
  • AXI Ethernet v2.00a and earlier
  • Virtex-6 FPGA GTX Transceiver Wizard v1.12 and earlier


In the example_design/transceiver/gtwizard_gt.v/vhd wrapper generated by the CORE Generator tool, TXDIFFCTRL is set to 4'b0000 (which according to UG366, corresponds to 110mVppd).

The SGMII specification states TX output voltage must be between 150 - 400 mVpd (peak differential voltage). 

Please note that the GTX TX swing is specified in peak-to-peak differential voltage (mVppd), thus TXDIFFCTRL should be set to 300 - 800 mVppd or 4'b0010 - 4'b1000 to meet the SGMII TX electrical specifications. 

TXDIFFCTRL might still need to be adjusted for a particular setup depending on the characteristics of the channel.

A good setting to overcome most channel losses would be to use 740 mVppd or 4'b0111.

If you use IBERT to test the link quality, the link appears fine with low or no bit error. 

This is because IBERT automatically defaults to a higher TXDIFFCTRL value when it is generated for gigabit Ethernet protocol.

Revision History

06/20/2012 - Initial Release
09/05/2012 - Added notes that GTX takes in peak-to-peak value.

AR# 47358
日期 11/05/2014
状态 Active
Type 综合文章
IP More Less
People Also Viewed