You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Soft Error Mitigation Controller - Vivado 2012.1 period constraint rounded up to next whole nanosecond
Version Found: v3.2
Version Resolved and other Known Issues: see (Xilinx Answer 44541).
Timing constraints in the Vivado 2012.1 produced XDC file are rounded to the nearest nanosecond.
Timing constraints in the XDC file should be reviewed for accuracy. For example, for a desired clock frequency of 70 MHz, adjust the create_clock clock period constraint from:
create_clock -name clk -period 15 [get_ports clk]
create_clock -name clk -period 14.286 [get_ports clk]
NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
05/08/2012 - Initial release