UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 智能.
  2. 技术支持
  3. AR# 47603: AXI Bridge for PCI Express - Converting the BSB Endpoint into a Root Complex

AR# 47603

AXI Bridge for PCI Express - Converting the BSB Endpoint into a Root Complex

描述

An endpoint bridge is created when including the PCI Express Bridge in Base System Builder.This answer record helps walk a user through the steps to converting the endpoint bridge into a root port bridge.

解决方案

Follow these steps to convert the endpoint bridge into a root port bridge:

  1. Ensure the C_INCLUDE_RC parameter is set. In the GUI, this is located in the USER tab under the Common Parameter Setting with the following text, "Select to Configure the Bridge as a Root Complex."
  2. Ensure the ECAM addressable memory space is between 1MB and 128MB.The size chosen will determine the amount of Bus Numbers implemented in the ECAM addressing.Follow the table below to correspond the size of the memory space and the number of Bus Numbers allowed.
  3. This is not necessary, however, it is common for the Root Complex to dynamically change the base address of the C_AXIBAR2PCIEBAR_# parameter. To do this, make sure to set the C_INCLUDE_BAROFFSET_REG parameter. In the GUI this, is located in the same place as C_INCLUDE_RC with the following text, "Enable the Registers for High-Order Address Translation on the Slave Bridge."
Size of ECAM
Bus Number Width
1 MB
1
2 MB
2
4 MB
3
8 MB
4
16 MB
5
32 MB
6
64 MB
7
128 MB
8

Revision History:
04/29/2012 - Initial release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
44972 AXI Bridge for PCI Express FAQ N/A N/A
AR# 47603
日期 03/06/2013
状态 Active
Type 综合文章
IP
  • AXI PCI Express (PCIe)
的页面