UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47677

ChipScope Pro ILA - ChipScope core might fail timing when using a trigger width of greater than 256 and a depth of more than 32K

描述

This answer recorddiscusses a known issue with the ChipScope ILA core and the ISE design tools.

解决方案

If you are using the ILA core in ISE Design Tools 14.1 and later with a trigger width of greater than 256 bits and a depth of more than 32K, the ILA core can fail timing. This is a known issue that will be fixed in a later release of the ChipScope tools.

To work around the issue, use a trigger width of less than 256 and a depth of less than 32K.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47769 14.x ChipScope Pro and 2012.x Vivado Debug - Known Issues for the 14.x ChipScope Pro and 2012.x Vivado Debug tools N/A N/A
AR# 47677
日期 07/17/2012
状态 Active
Type 已知问题
Tools
  • ChipScope Pro - 14.1
  • ChipScope Pro - 14.2
IP
  • ChipScope ILA
的页面