You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
FPGA Express - Error: "Cannot Export netlist from Synopsys - For unknown reasons the operation could not be completed."
Keywords: FPGA Express, Synopsys, Foundation, Verilog, VHDL, netlist, export
After attempting to synthesize a VHDL project for a considerable duration of time, FPGA Express reports the following error:
"Cannot export netlist from Synopsys - For unknown reason the operation could not be completed."
1 Check your code to see if it contains identical assignment statements. If this is the case, comment out or delete one of these statements, and you will be able to export the netlist.
This error can also be caused by a lack of memory.
2 Check the license file. Is it for STD or BAS? Make sure that the user is licensed for Synopsys.