You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
COREGEN: Output of Delay Element module does not change in simulation if CE is unconnected
Output of COREGEN Delay Element module does not change in
The Delay Element does not float its CE input to VCC if left
unconnected. The signal tied to this pin is used internally
to activate the WE pin of the RAM used to store the input
to the Delay Element.
CE should always be tied either to VCC or to a control signal
whose logic level is defined--it will not respond to a clock
input unless its CE pin is driven to a logic 1 level.