We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4861

1.5i Ngdanno - Timing simulation for ROMs is overly conservative


Keywords: ngdanno, time_sim, sdf, rom, timing simulation

Urgency: High

Description: Ngdanno is not applying the correct delays to the ROM primitive. It is only adding the output delay and not the net delay on the source nets. This results in the timing simulation delays to be to conservative.


A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htm
AR# 4861
日期 06/13/2002
状态 Archive
Type ??????