UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4869

NGD2VER/NGD2VHDL 1.5: The connection from RAM to LUT are optimized away.

Description

Keywords: Virtex, ngd2ver, ngd2vhdl

Urgency: Standard

Description:
Signals going from block RAM to LUTs, present in the NCD file are no longer
present after running Ngd2ver/Ngd2vhdl.

解决方案

Fixed in A1.5.25.

The problem is in ngd_prep and is exposed when a block RAM output signal
drives a LUT (ROM) input. A function is called on every ROM input pin's signal.
This function is supposed to remove the signal only if it has no driver, but the
block RAM output is not detected as a driver (since it is not an NGD primitive).
Further, this trimming is only supposed to be called when processing an .ngd file
(not an .nga file), but the call for ROMs is made on both file types.
AR# 4869
创建日期 08/31/2007
Last Updated 05/30/2000
状态 Archive
Type ??????