You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Abel macro feedthroughs are being ignored in F1.5
Keywords: 9500, fitter, hitop, abel, macro, feed through, trimming
Using Foundation schematic with an ABEL Macro.
If an output is connected directly to an input then the fitter trims the signal.
Title 'Macro with 1 input and 2 outputs. 1 output inverted, the other is a direct feed through'
OUT1 = IN;
On the schematic the pins are simply connected to buffers and pads.
The fitter trims OUT1 but OUT2 is fit correctly.
This problem exists for 9500 and 9500xl only.
FPGA implementation works correctly.
The current solution is to add logic to the ABEL file. Possibly put an inverter
inside and on the output of a macro with direct feedthroughs.
This has been fixed in software version 2.1