UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50170

LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Why do I see variation or "glitches" on the output when my input is a DC value?

描述

Why do I see variation or "glitches" on the output when my input is a DC value?

解决方案

Small variations are considered part the pass-band ripple.

Also,this could possibly be an overflow in the XAPP1014 Asynchronous Sample Rate Converter example designs for Virtex-5 devices.
The overflow problem has been resolved in the Asynchronous Sample Rate Converter v1.0 core.

For a detailed list of LogiCORE IP Asynchronous Sample Rate Converter (ASRC) Release Notes and Known Issues, see (Xilinx Answer 47209).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47209 LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Release Notes and Known Issues N/A N/A
AR# 50170
日期 05/31/2013
状态 Active
Type 综合文章
IP
  • Asynchronous Sample Rate Converter (ASRC)
的页面