2. 技术支持
  3. AR# 50228: Virtex-7 FPGA Gen3 Integrated Block for PCI Express v1.1 (ISE 14.1/Vivado 2012.1) - Incorrect Core Functionality when Performance Level is set to 'Extreme' in Gen1/Gen2 Core Configuration

AR# 50228

Virtex-7 FPGA Gen3 Integrated Block for PCI Express v1.1 (ISE 14.1/Vivado 2012.1) - Incorrect Core Functionality when Performance Level is set to 'Extreme' in Gen1/Gen2 Core Configuration

描述

Version Found: v1.1
Version Resolved and other Known Issues: See (Xilinx Answer 47441)

When Virtex-7 FPGA Gen3 Integrated Block for PCI Express v1.1 is generated for Gen1/Gen2 speed and the performance level in the GUI is set to Extreme, it results in incorrect core functionality.

解决方案

This is a known issue to be fixed in a future release of the core.

Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
06/06/2012 - Initial release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47441 Virtex-7 FPGA Gen3 Integrated Block for PCI Express - Release Notes and Known Issues for All Versions up to Vivado 2012.4 and ISE 14.7 N/A N/A
AR# 50228
日期 07/03/2013
状态 Active
Type 已知问题
Tools
IP