You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Route - Process "Place & Route" failed at Phase 6 of the router
An ISE design is receiving the following crash with no error message in the Router.
Phase 6 : 0 unrouted; (Setup:4712, Hold:1838, Component Switching Limit:0) REAL time: 3 mins 1 secs
Process "Place & Route" failed
In this case, it was found that some RLOC constraints in the UCF were the cause of the issue.
Removing the lines from the UCF allowed the tools to complete.
This problem has been resolved in ISE 14.3.