UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5057

4.2i Foundation Timing Simulator - Metastable operation not accurately simulated (undefined state persists)

Description

Keywords: Timing, Simulator, metastable, Foundation, metastability, undefined, setup, hold

Urgency: Standard

General Description:
When a metastable operation occurs in timing simulation in the Foundation simulator, the simulator does not go stable until either a clear, a preset, or the next clock cycle is encountered.

解决方案

If a setup or hold time parameter is violated in simulation, the FF/latch output will not be defined.

If an actual device register goes into a metastable state, it will probably recover well within 1 ns and the design process will continue. This process is outlined in the Xilinx Application Note "Metastable Recovery" (Xilinx XAPP094).
AR# 5057
创建日期 11/17/1998
Last Updated 08/12/2003
状态 Archive
Type 综合文章