You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
13.4 FIFO Generator v8.4: FIFO Generator Design with AXI-Stream Packet FIFO configuration fails in simulation with deadlock condition
My design fails in simulation in a deadlock condition when the FIFO Generator is used in AXI-Stream Packet FIFO configuration.
During simulation both M_AXIS_TVALID and S_AXIS_TREADY are de-asserted at the same time which causes the deadlock situation.
This is a known design limitation with FIFO Generator v8.4 and beyond, and occurs when the FIFO depth is less than or equal to the packet size.
To work around this, the FIFO depth should be at least twice the maximum packet size for AXI-Stream Packet FIFO.