UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50676

MIG v3.91 Virtex-6 DDR3/DDR2 - Design fails when "Add I/O Buffers" option is used in XST

描述

The MIG Virtex-6 DDR3/DDR2 design explicitly instantiates I/O primitives into the HDL except for all of the address and control pins in the phy_control_io module.

Because the I/O Buffers are not instantiated for all of the signals, the IOSTANDARDS defined in the UCF are not binding properly to the port.

解决方案

These failures only occur when the XST option "-iobuf" (Add I/O Buffers) is used.

This issue has been fixed with the 14.2 release for both the Verilog and VHDL designs. 

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
50642 MIG Virtex-6 and Spartan-6 v3.92 - Release Notes and Known Issues for ISE Design Suite 14.3 N/A N/A
AR# 50676
日期 08/18/2014
状态 Active
Type 已知问题
器件
  • Virtex-6
IP
  • MIG Virtex-6 and Spartan-6
的页面