UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50702

MIG 7 Series - VHDL designs fail simulation when using ISIM and Vivado Simulator

描述

Version Found: v1.6
Version Resolved and other Known Issues: See (Xilinx Answer 45195).

The MIG 7 Series VHDL designs contain mixed VHDL and Verilog modules which cause a problem for ISIM and Vivado Simulator when attempting to pass down parameters across modules.

解决方案

You might notice ISIM/Vivado Simulator exiting during compilation with erroneous error messages. This has been fixed for Vivado Simulator only.

Revision History
07/25/2012 - Initial release

AR# 50702
日期 02/08/2013
状态 Active
Type 已知问题
器件
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series
的页面