You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.4 - ISE - Occasional timing errors seen when targeting 7 Series Devices
I am targeting a Virtex-7 or Kintex-7 device with the LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.4 Core.
Timing errors that result in the design not meeting timing occur in TRCE.
To work around this problem, re-run MAP with the option '-t <n>' where n > 1 (use a cost table other than the default of 1).
- 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
- Ten Gigabit Ethernet PCS/PMA