UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51003

14.1 PlanAhead - The Schematic viewer does not group unsigned-vectors array elements as a bus

Description

An unsigned-vector array representation in the Schematic of the PlanAhead tool is not grouped as a bus line which makes the design view in the schematic difficult to read.

解决方案

See the below representation of the same design in the PlanAhead Schematic View and Project Navigator RTL viewer.

PlanAhead:
TopPA.jpg
RTL Viewer:

The Schematic viewer in the PlanAhead tool has been enhanced in PlanAhead 14.2 to group unsigned-vectors array elements as a bus.

AR# 51003
创建日期 12/14/2012
Last Updated 11/04/2013
状态 Active
Type 综合文章
器件
  • FPGA Device Families
Tools
  • PlanAhead