We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5102

M1.5: TRCE: Unconstrained path analysis appears in the middle of the timing report for VIRTEX


General Description: Normally the Unconstrained path report is placed at the end of the timing

report. However, constraints applied to the output nets of the DLL are placed in the timing

report after the unconstrained section. This should not cause the user to think that the DLL is

unconstrained. This is simply a formating issue.


This is fixed in the next release, which is 2.1i.

AR# 5102
日期 01/18/2010
状态 Archive
Type 综合文章