You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Vivado Synthesis - For True Dual Port RAM coding styles, does the Vivado Synthesis tool generate RAMs when both ports are specified in the same always/process block?
For a True Dual Port RAM, Vivado Synthesis tool does not result in creation of RAMs when both ports are specified in the same always/process block.
Currently, there is no specified date to resolve this issue.
As part of the work-around, Xilinx recommends that you put writes and reads for the two different ports in separate always/process blocks.
This answer record will be updated when a permanent resolution is available.