UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51121

Zynq-7000 AP SoC, USB - Adding a dTD to a Primed Endpoint might not get Recognized

描述

The add dTD tripwire semaphore,usb.USBCMD [ATDTW] bit, can cause the controller to ignore a dTD that is added to a primed endpoint.

解决方案

After the dTD tripwire semaphore is added, the endpointcan remain unprimed even thoughthe softwarereads the tripwire bit = 1and the status bit = 1.
Impact:
Major.
Work-around:
No work-around.
Configurations Affected:
Systems that use the USB controller.
Device Revision(s) Affected: Refer to Zynq-7000 Device Advisory Master Answer Record

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47916 Zynq-7000 AP SoC 器件:芯片修订差异 N/A N/A
AR# 51121
日期 01/10/2013
状态 Active
Type 设计咨询
器件
  • Zynq-7000
的页面