UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5114

FPGA Express 3.3 - An "Abort at 59" occurs when parallel logic is coded

Description

Keywords: FPGA, Express, Foundation, VHDL, Verilog, abort, 59, instantiate

Urgency: Standard

General Description:
An "Abort at 59" error is reported when I code parallel logic.

解决方案

One cause of the Synopsys internal error "Abort at 59" has been code such as:

U1: BUFG port map (I => clk, O => clk_out);
clk_out <= clk;

This code will cause problems because of the multiple drivers for clk_out, but FPGA Express does not report a valid error message. This has been seen with versions of FPGA Express up to and including 3.4.

To work around this problem, remove one of the assignments and re-synthesize.
AR# 5114
创建日期 11/25/1998
Last Updated 08/11/2003
状态 Archive
Type 综合文章