AR# 51192


Artix-7 FPGA Initial Engineering Sample (IES) - Known Issues Master Answer Record


This answer record highlights important requirements and known issues for the Artix-7 FPGA Initial Engineering Sample (ES) program related to software and IP. Additional silicon limitations might exist, so please reference the 7 Series Errata found on

This answer record will be updated as new information becomes available regarding known issues, patches, IP support, and more. Please check back often for the most current information.


Software Requirements
  • ISE Design Suite 14.2 or Vivado Design Suite 2012.2, available on the Xilinx Download Center, is required for use ofInitial ES silicon forArtix-7 devices
  • Patches - this is the complete list of available patches for ISE14.2/Vivado 2012.2software targeting the Artix-7Initial ES silicon
      • Required patches for all users:
        • None
      • Required patches based on usage:
        • None
Software Known Issues
  • (Xilinx Answer 47816) - 7 Series - ISE 14.x/Vivado 2012.2 Design Suite Known Issues Related to 7 Series FPGAs
Other Important Items
Revision History
8/22/2012 - Initial Release



Answer Number 问答标题 问题版本 已解决问题的版本
47816 7 系列 — ISE 14.x/Vivado 2012.x 设计套件与 7 系列 FPGA 有关的已知问题 N/A N/A
51017 有关 Artix-7 GTP 收发器加电/断电的设计咨询 N/A N/A
AR# 51192
日期 08/21/2012
状态 Active
Type 已知问题
People Also Viewed