UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51285

7 Series Integrated Block Wrapper for PCI Express v1.6 (Vivado 2012.2) - Does not link train with XCV72000T devices

Description

Version Found: v1.4
Version Resolved and other Known Issues: See (Xilinx Answer 40469)

If implementing the 7 series Integrated Block Wrapper for PCI Express v1.6 core on XC7V2000T devices, the link does not come up.

解决方案

The default value for PCIE_USE_MODE parameter in the generated core wrapper is "3.0."
To resolve the link training issue, change this parameter value to "1.0."

Revision History
08/15/2012 - Initial release

Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

链接问答记录

主要问答记录

AR# 51285
创建日期 08/15/2012
Last Updated 02/15/2013
状态 Active
Type 已知问题
器件
  • Virtex-7
Tools
  • Vivado - 2012.2
IP
  • 7 Series Integrated Block for PCI Express (PCIe)