UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51326

Vivado - link_design versus synth_design Tcl commands

Description

When should link_design be used versus using synth_design in a project?

解决方案

The link_design command should be used only when reading an edif netlist.link_design after you do a read_edif, and should primarily be used for linking the edif netlist. You do not need to use a link_design command when using synth_design.

The synth_design will take care of the addition of the top module, part number and also the linking of the design files with reference to the top. The design files include pure RTL files and also mixed design (RTL/Netlist) files. In mixed design (RTL & Netlist), synth_design automatically links the netlist, and hence link_design is not needed.

Please refer topage 49 of UG892 (Vivado Design Flow Overview)for more information.

AR# 51326
创建日期 08/16/2012
Last Updated 08/21/2012
状态 Active
Type 综合文章
Tools
  • Vivado