UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51516

14.x - BITGEN: ERROR:PhysDesignRules:2478

Description

The following Error happens during the BitGen process even though the design has completed without any problems:

ERROR:PhysDesignRules:2478 - Issue with pin connections and/or configuration on
block:<* _IDELAYE2>:<IDELAYE2_IDELAYE2>. For DELAY_SRC DATAIN programming the
DATAIN input pin of IDELAYE2 must be connected.

解决方案

This error did not reproduce in ISE versionsolder thanISE 14.x, but this is aproblem in the toolsthat has been fixed.
However, it might be shown as a Warning in the MAP stage in all ISE versions:

WARNING:PhysDesignRules:2478 - Issue with pin connections and/or configuration on
block:<*_IDELAYE2>:<IDELAYE2_IDELAYE2>. For DELAY_SRC DATAIN programming the DATAIN
input pin of IDELAYE2 must be connected.

The error is a valid DRC (Design Rule Check) which cannot be ignored and the problem solved.
This happens because the"DATAIN" pin of the primitive "IDELAYE2" is connected to GND, directly or indirectly.
It is a design issue that the customer/designer must fix by changing the connection of the "DATAIN" pin.



AR# 51516
创建日期 08/28/2012
Last Updated 09/27/2012
状态 Active
Type 综合文章
器件
  • Kintex-7
Tools
  • ISE Design Suite - 14