UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5154

FPGA Configuration - Is it possible to stop CCLK during configuration?

Description

General Description:

The XC3000 devices were sensitive to the polarity of CCLK if they were stopped. Is this also true for Virtex devices?

解决方案

No. The XC4000, Spartan/-II/-IIE/-3, and Virtex/-E/-II/-II Pro devices do not have the same sensitivity or restriction. You can start and stop CCLK at any point during configuration.

AR# 5154
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章