UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51773

14.2 XPS - When using the ECC on the LMB_BRAM_IF_CNTRL, the interface must be used

Description

When I configure the LMB_BRAM_IF_CNTRL to use the ECC, itdoes not function correctly if I do not use an interface (C_INTERCONNECT = 0).

解决方案

If you are using ECC on the LMB_BRAM_IF_CNTRL, the interconnect must not be set to 0. This must be set to 1 or 2 (PLBv46, or AXI respectively).

To set this, right-click on the LMB_BRAM_IF_CNTRL in System Assembly view in XPS and select "Configure IP". Drop down the ECC section and select either AXI or PLBv46.

Also, there needs to be at least one register defined as well. The smallest possible register is the Correctable Error Count Register when set to 1.

These two parametersare highlightedin the figure below:

ecc_lmb.png

Or, in the MHS file in the LMB_BRAM_IF_CNTRL section, use:

C_INTERCONNECT = 1 (for AXI)
C_INTERCONNECT = 2 (for PLBv46)

and

C_CE_COUNTER_WIDTH = 1

AR# 51773
创建日期 09/12/2012
Last Updated 09/13/2012
状态 Active
Type 综合文章
Tools
  • EDK - 14.2
  • EDK - 14.1