We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51782

EDK-14.3,Zynq-7000 - What is the default QSPI interface clock frequency used in the FSBL and how do I speed it up?


When booting in QSPI mode, what is theQSPI interface clock frequency while the FSBL (14.3) is executing?

What if I want to increase that frequency because my board is capable of higher frequency on the QSPI interface clock?


XPS lets you choose the QSPI reference clock (maximum frequency is 200 MHz).

The FSBL in the function InitQspi() in the module qspi.c sets the following defaults:

- Change the baud rate to DIV/8 prescaler value
- Set the USE loopback bit ( but the loopback is actually disabled because the prescaler is not DIV/2 )

For Example, if the QSPI reference clock is 200 MHz, the default QSPI interface clock will be 25 MHz.

If you want to speed up the QSPI interface clock, simply change the divider prescaler to DIV/4 or DIV/2 in your FSBL.

Note: If DIV/2 is selected, the loopback automatically enables because the loopback bit is set.



Answer Number 问答标题 问题版本 已解决问题的版本
52540 Zynq-7000 AP SoC - Frequently Asked Questions N/A N/A
AR# 51782
日期 10/25/2012
状态 Active
Type 综合文章
  • Zynq-7000
  • EDK - 14.3