We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51838

Design Assistant for Vivado Synthesis - Help with SystemVerilog Support - Packages


This answer record describes SystemVerilog Packages supported by Vivado Synthesis and also provides coding examples for them. These coding examples are attached to this answer record. The answer record also contains information related to known issues and good coding practices.
Note: Each coding example can be used to directly create a Vivado project. Please refer to the header in each source file for the SystemVerilog constructs covered in each example.



SystemVerilog Packages structures that are supported by Vivado Synthesis
Please refer to Table 1-1 at the end of this AR for the related coding examples.
Packages provide an additional way to share different constructs. They have similar behavior to VHDL packages. Packages can contain many things, for example, functions, tasks, types, enums. Packages are referenced in other modules by the import command.
Coding Examples for Packages
Table 1-1
Coding Example Name Constructs Used 
  • enum, logic data type and user-defined data type
  • struct
  • package
  • automatic function and void function
  • case statement
  • always_ff procedural block
  • operator: +, -, *, =


文件名 文件大小 File Type
packages_example.zip 1 KB ZIP



Answer Number 问答标题 问题版本 已解决问题的版本
51360 Design Assistant for Vivado Synthesis - Help with SystemVerilog Support N/A N/A
AR# 51838
日期 04/03/2013
状态 Active
Type 解决方案中心
  • Vivado Design Suite