UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51996

Zynq-7000, DDRC - What are the Zynq Processing System DDR data sheet parameters?

描述

What are the Zynq Processing System DDR data sheet parameters? I would like to perform Hyperlynx simulation and board-level timing budget.

解决方案

The Zynq Processing System DDR controller board timing parameters are provided in DS191 and DS187.

The Zynq Processing System DDR board-level design should follow the restrictions from the Zynq-7000 All Programmable SoC PCB Design and Pin Planning Guide (UG933).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
52540 Zynq-7000 AP SoC - Frequently Asked Questions N/A N/A
52539 Zynq-7000 AP SoC - Board Design N/A N/A
53051 Zynq-7000 AP SoC - PS DDR Controller N/A N/A
AR# 51996
日期 11/13/2013
状态 Active
Type 综合文章
器件
  • Zynq-7000
的页面