UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52292

LogiCORE Mutliplier Adder v2.0 - Why are the results incorrect when the input for an unsigned A input is less than or equal to 18, and a signed B input is greater than 18?

描述

Why are the results incorrect when the input for an unsigned A input is less than or equal to 18, and a signed B input is greater than 18?

For example:

  • A = Unsigned <= 18-bits (i.e. 17-bits)
  • B = Signed > 18-bits (i.e. 25-bits)

解决方案

This is a known issue in the LogiCORE Multiplier Adder v2.0 in ISE 14.2 and earlier, or Vivado 2012.2 Design Suites.

This issue has been resolved in the LogiCORE Multiplier Adder v2.0 in ISE 14.3 and later and Vivado 2012.3 and later.
 
  • New users must either generate the core using ISE 14.3 or later or Vivado 2012.3 or later.
  • Existing users must regenerate their core using ISE 14.3 or later or Vivado 2012.3 or later.
Please see (Xilinx Answer 32141) for a detailed list of LogiCORE Multiply Adder Release Notes and Known Issues.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
32141 LogiCORE Multiply Adder (MADD) - Release Notes and Known Issues N/A N/A
AR# 52292
日期 08/19/2014
状态 Active
Type 综合文章
IP
  • Multiply Adder
的页面