UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5233

JTAG BSDL - What does $STATE= ADVANCED/PRELIMINARY/FINAL mean in the BSDL file?

描述

A BSDL file contains comments that describe the file. One of these comments describes thestate of the BSDL file (i.e., $STATE=PRELIMINARY). What are these states, and what are the differences between them?

解决方案

Xilinx BSDL files pass through two generations: ADVANCE andPRELIMINARY. A description of each state follows:

ADVANCE: These files are usually generated at the early phase of a product life cycle. Since the filesare based on early netlists, or nonstandard internal flows, they cannot be consideredPreliminary.

PRELIMINARY: Preliminary files are generated using an automated Xilinx-standard BSDL-generation process. The process is script-based and extracts information directly from the device design files, which fully describe the architecture and pin-out. The quality of "Preliminary" BSDL files is very high, and the syntax is always tested.
AR# 5233
日期 03/07/2013
状态 Active
Type 综合文章
Tools
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13
的页面