You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Zynq-7000 SoC - Do the MIO pins provide termination?
Do the MIO pins provide input termination or does it need to be provided externally?
The DDR pins of the MIO interface mirror PL HP banks with DCI termination via the VRP/VRN pins, but what about the PS MIO pins?
The general MIO pins mirror HR bank pins, but lack the uncalibrated input termination that the PL version of those pins have.
- XA Zynq-7000