We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52668

Virtex-7 FPGA GTX/GTH Transceivers - Multi-lane buffer bypass not supported across SLR boundary


Some devices in the Virtex-7 family use SSIT (Stacked Silicon Interconnect Technology) and this article discusses GTX/GTH transceiver multi-lane buffer bypass for those SSIT devices.


For SSI-based devices (7V1140T, 7V2000T, 7VH580T, 7VH870T) with GTX/GTH transceivers, TX and RX buffer bypass in multi-lane mode will not be supported across the SLR boundary. All lanes that are part of a multi-lane buffer bypass interface must reside on the same SLR.

This limitation is added to version v1.8 of the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476).

AR# 52668
日期 06/03/2013
状态 Active
Type 综合文章