We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52686

AXI Bridge for PCI Express v1.04.a - The core replies with incorrect data when reading Configuration Space for invalid Devices


Version Found: v1.04.a
Version Resolved and other Known Issues
: See (Xilinx Answer 44969)

With the maximum number of devices on all buses limited to 1 on the bridge RC and EP configurations, configuration reads of first DW of the space of the other subordinate buses (bus numbers >= 2 on which no PCIe devices are available) gives 0x00000000 instead of 0xffffffff.


This is a known issue to be fixed in the next release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.



Answer Number 问答标题 问题版本 已解决问题的版本
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 52686
日期 10/31/2012
状态 Active
Type 已知问题
  • AXI PCI Express (PCIe)