UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When following the instructions in MIG Creation Design Guide for the ML605 (XTP047),one is directed howto view the valid data window for each byte group.
If one choosesbyte groups 3or 7, this does not generate an error.Does this mean they have an unlimited data eye?
6. Then, add delay tap.
7. After 5 taps, error is asserted, and you can see VIO2 dbg_cpt_tap_cnt[39:35] change from 00110 to 01011. Decreasing the tap can get the same result.
These steps are for Byte 7; use the same sequence of stepsabove for Byte 3.
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
34836 | Virtex-6 FPGA ML605 Evaluation Kit - Known Issues and Release Notes Master Answer Record | N/A | N/A |
AR# 52773 | |
---|---|
日期 | 12/12/2012 |
状态 | Active |
Type | 综合文章 |
IP | |
Boards & Kits |