AR# 53009


AXI 7series DDRx 1.06a - Can read modify write cycle be avoided when ECC is enabled and full write burst is provide?


My axi_7series_ddrx IP is configured with data width set to 72-bit and ECC enabled.

When working 4 Kbyte transactions, a full write burst is provided to the AXI4 interface.

However, the memory controller still performs Read-Modify-Write (RMW) cycles. 

Why does this happen?


When ECC and AXI interface are enabled, RMW cycles cannot be avoid.

AXI allows writes strobed on a per beat basis. 

The axi_7series_ddrx IP does not know in advance that all write strobes will be asserted and as a result has no ability to remove the RMW cycles. 

AR# 53009
日期 10/15/2014
状态 Active
Type 综合文章
器件 More Less
People Also Viewed