We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53030

2012.x Vivado - "ERROR: [Common 17-69] Command failed: Failed to compile the design!"


I have a design in Vivado which I want to run a Behavioral Simulation with different parameters. For this task, I have created some Simulation runs with different names:
  • "sim1 model_PCIe"
  • "sim2"
  • "sim3(model_GTX)"

But, when I attempt to run the simulation, the following error occurs:

"ERROR: [Common 17-69] Command failed: Failed to compile the design!"

Why does this error occur?


This is a known issue in the Vivado tool when a Simulation run is executed that contains blank or empty spaces in the name.

In this case, for the run "sim3(model_GTX)".

To avoid this problem, remove the space: "sim3_model_GTX".
AR# 53030
日期 11/29/2012
状态 Archive
Type ??????
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite