You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2012.x Vivado - "ERROR: [Common 17-69] Command failed: Failed to compile the design!"
I have a design in Vivado which I want to run a Behavioral Simulation with different parameters. For this task, I have created some Simulation runs with different names:
- "sim1 model_PCIe"
But, when I attempt to run the simulation, the following error occurs:
"ERROR: [Common 17-69] Command failed: Failed to compile the design!"
Why does this error occur?
This is a known issue in the Vivado tool when a Simulation run is executed that contains blank or empty spaces in the name.
In this case, for the run "sim3(model_GTX)".
To avoid this problem, remove the space: "sim3_model_GTX".