UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53061

14.3 EDK, DDRx - "ERROR: tCK(avg) maximum violation by 33.335938 ps"

描述

If I am simulating XPS Base System Builder designs containing the AXI DDR IP, tck error messages similar to the following occur on the simulator console:

"system_tb.inst_ddr_00.main: at time 76820837.0 ps ERROR: tCK(avg) maximum violation by 33.335938 ps"

How can I fix this?

解决方案

This error occurs if the clock frequency driving the DDR3 device is lower than the DDR3 JEDEC specification value of 303 MHz:

ddr3_jedec_spec.jpg
ddr3_jedec_spec.jpg

In many of the Base System Builder projects, this will be set to 300 MHz, causing a mismatch that leads to tck errors.

This can be ignored in the simulation since the IP allows for this margin.

AR# 53061
日期 11/26/2012
状态 Active
Type 综合文章
Tools
  • EDK - 14.3
  • EDK - 14.2
  • EDK - 14.1
IP
  • AXI Spartan-6 FPGA DDRX Memory Controller
的页面