UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53167

Virtex-5 - IO Standard for SPI/BPI PROM interface on device

描述

Virtex-5 configuration I/Os use LVCMOS_12F as the default standard as defined in the Virtex-5 Configuraiton Guide UG191.

What is the I/O Standard for PROM interface on the device?

解决方案

The chosen FPGA configuration mode places some constraints on the FPGA application, specifically the I/O voltage allowed on the FPGA's configuration banks. 

For example, the SPI or BPI modes leverage third-party flash memory components that are usually 3.3V-only devices (but tolerant of lower voltages). 

This requires that the I/O voltage on the bank or banks attached to the memory must comply with the input voltage.

We use LVCMOSxx_12F whatever that bank voltage is set to in order to comply with PROM.

For example for 3.3V PROM, bank voltage is set to Vcco = 3.3V and IOSTANDARD is set to LVCMOS33_12F.

AR# 53167
日期 07/30/2014
状态 Active
Type 综合文章
器件
  • Virtex-5
的页面