UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53433

MIG 7 Series DDR3/DDR2 - MAX_FANOUT attribute not being accepted

描述

Version Found: MIG 7 Series v1.8/1.8.a
Version Resolved: See (Xilinx Answer 45195)

The MIG 7 Series DDR3/DDR2 designs have internal signals that include both KEEP and MAX_FANOUT attributes applied to ensure proper implementation and successful timing.

In some cases (2:1 designs with greater than 64-bits, running at the max data rates), this causes the MAX_FANOUT to not be accepted and timing violations to occur.

解决方案

If timing violations are seen related to signals that have both KEEP and MAX_FANOUT applied, please open a WebCase for assistance with timing closure:


http://www.xilinx.com/support/clearexpress/websupport.htm

AR# 53433
日期 07/21/2014
状态 Active
Type 已知问题
器件
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series
的页面