UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53704

MIG 7 Series DDR3 - Incorrect generation of single rank designs that include multiple sets of ODT, CS, and CKE

描述

Version Found: 1.8
Version Resolved: See (Xilinx Answer 45195)

When generating a single rank design in MIG 7 Series v1.8, the generated design incorrectly includes multiple sets of ODT, CS, and CKE if a dual rank device was first selected and then reset to a single rank device.  

As an example, if the MT4JK512M8THD-15E dual rank device is first selected and then reset to the MT4JK256M32SLD-15E single rank device, the generated design and UCF incorrectly have two CKE, ODT, and CS pins.

解决方案

To work around this issue, regenerate the design selecting the single rank device.
AR# 53704
日期 08/14/2014
状态 Active
Type 综合文章
器件
  • Kintex-7
IP
  • MIG 7 Series
的页面