UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53863

Zynq-7000 AP SoC ZC706 Evaluation Kit - UG961 (v1.0) SW4 settings to run the BIST on the ZC706

描述

The Zynq-7000 All Programmable SoC ZC706 Evaluation Kit Getting Started Guide v1.0 (UG961) (ISE Design Suite 14.3), includes steps to set up the ZC706 board to run the Built-In Self Test (BIST). However, UG961 does not include information on the SW4 settings to run the BIST.

What are the DIP switch settings?

解决方案

The ZC706 BIST PDF (XTP242) outlines the steps to follow in order to setup and run the BIST, along with the SW4 settings.

These settings are:

  • SW4 needs to be set to 01 if using the USB Type-A to Micro-B cable provided with the kit, or 10 if using the Platform Cable USB (II) JTAG cable.

The Zynq-7000 All Programmable SoC ZC706 Evaluation Kit Getting Started Guide v4.0 (UG961) includes these DIP switch settings.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51899 Zynq-7000 AP SoC ZC706 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 53863
日期 11/10/2017
状态 Active
Type 综合文章
Boards & Kits
  • Zynq-7000 SoC ZC706 Evaluation Kit
的页面